TI(德州儀器) SN74LVTH245A-EP
德州儀器 (TI) 全系列產(chǎn)品在線(xiàn)購買(mǎi)
  • TI(德州儀器) SN74LVTH245A-EP
  • TI(德州儀器) SN74LVTH245A-EP
  • TI(德州儀器) SN74LVTH245A-EP
  • TI(德州儀器) SN74LVTH245A-EP
  • TI(德州儀器) SN74LVTH245A-EP
  • TI(德州儀器) SN74LVTH245A-EP
您當前的位置: 首頁(yè) > 邏輯和電壓轉換 > 緩沖器、驅動(dòng)器和收發(fā)器 > 通用收發(fā)器 > SN74LVTH245A-EP



具有三態(tài)輸出的增強型產(chǎn)品 3.3V ABT 八路總線(xiàn)收發(fā)器

  • 說(shuō)明
  • 特性
  • 參數
  • 封裝 | 引腳 | 尺寸

This octal bus transceiver is designed specifically for low-voltage (3.3-V) VCC operation, but with the capability to provide a TTL interface to a 5-V system environment.

This device is designed for asynchronous communication between data buses. It transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so the buses are effectively isolated.

To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

This device is fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

  • Controlled Baseline
    • One Assembly/Test Site, One Fabrication Site
  • Enhanced Diminishing Manufacturing Sources (DMS) Support
  • Enhanced Product-Change Notification
  • Qualification Pedigree(1)
  • Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V VCC)
  • Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C
  • Supports Unregulated Battery Operation Down to 2.7 V
  • Ioff and Power-Up 3-State Support Hot Insertion
  • Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
  • Latch-Up Performance Exceeds 500 mA Per JESD 17
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)

(1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

Supply voltage (min) (V)2.7
Supply voltage (max) (V)3.6
Number of channels8
IOL (max) (mA)64
IOH (max) (mA)-64
Input typeTTL/CMOS
Output typeLVTTL
FeaturesBalanced outputs
Technology familyLVT
RatingHiRel Enhanced Product
Operating temperature range (°C)-55 to 125
SSOP (DB)2056.16 mm2 7.2 x 7.8
TSSOP (PW)2041.6 mm2 6.5 x 6.4
  • 商品型號
  • 封裝
  • 工作溫度
  • 包裝
  • 價(jià)格
  • 現貨庫存
  • 操作